Examiner: Phan, T.

Conf. No.: 8786

2128

Art Unit:

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application Of:

Snyder

Application No.: 09/975,104

Filing Date:

10/10/01

For:

CAPTURING TEST/EMULATION

AND ENABLING REAL-TIME DEBUGGING USING AN FPGA FOR IN-CIRCUIT EMULATION

RESPONSE TO NON-FINAL OFFICE ACTION

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In response to the Office Action mailed June 16, 2006 for the above captioned patent application, Applicant respectfully requests entry of the following amendments and consideration of the following remarks.